
Washington, D.C. 20301-7100 04FENSE 0808/170100 04FENSE 0808/17000

GEORGIA TECH GT-VSM8 VLSI DESIGN VERIFICATION DOCUMENT



GUIDANCE, NAVIGATION AND CONTROL DIGITAL EMULATION TECHNOLOGY LABORATORY

Contract No. DASG60-89-C-0142
Sponsored By
The United States Army Strategic Defense Command

COMPUTER ENGINEERING RESEARCH LABORATORY

Georgia Institute of Technology Atlanta, Georgia 30332 - 0540


Contract Data Requirements List Item A006

Period Covered: Not Applicable

Type Report: As Required

DISTRIBUTION STATEMENT A
Approved for Public Release
Distribution Unlimited

20010829 006



GEORGIA TECH GT-VSM8 VLSI DESIGN VERIFICATION DOCUMENT

JUNE 6, 1990

Wei Siong Tan

COMPUTER ENGINEERING RESEARCH LABORATORY

Georgia Institute of Technology Atlanta, Georgia 30332 - 0540

Eugene L. Sanders

USASDC

Contract Monitor

Cecil O. Alford

Georgia Tech

Project Director

Copyright 1990

Georgia Tech Research Corporation

Centennial Research Building

Atlanta, Georgia 30332

GEORGIA TECH GT-VSM8 VLSI DESIGN VERIFICATION DOCUMENT

1.0 INTRODUCTION

There are eleven (11) Georgia Tech VLSI designs (see Table 1) in the AHAT Program. Each of these designs has been produced by Georgia Tech using the Genesil Silicon Compiler. Each design has passed the design verification process at Silicon Compiler Systems/Mentor Graphics and each has been fabricated in a bulk CMOS process (fabrication of certain chips was not complete when this document was released). Each of the Georgia Tech designs listed in Table 1 is being delivered to USASDC and to the Harris Corporation for conversion and fabrication in a rad-hard process. The program under which this work is done is AHAT (Advanced Hardened Avionics Technology). This document includes design information for the Georgia Tech eight point crossbar switch chip, GT-VSM8.

TABLE 1. GEORGIA TECH CHIP SET FOR AHAT

Design	DV PASSED	TAPE DELIV.	FABRICATED	TESTED
GT-VFPU	1/17/89	5/10/90	5/19/89	4/4/90
GT-VNUC				
GT-VTF				
GT-VTHR				
GT-VCLS	1/26/90			
GT-VCTR	2/8/90			
GT-VIAG				
GT-VDAG				
GT-VSNI	1/17/89	5/23/89	4/14/89	4/4/90
GT-VSM8	1/17/89	6/8/90	5/6/89	4/4/90
GT-VSF	9/12/89			

- Scheduled March 31, 1991
 Scheduled December 31, 1990

Table of Contents

1. Design Verfication Checklist	•	1
2. Key Parameters		9
3. Timing Results		11
A Banding Information		23

DESIGN VERIFICATION CHECKLIST

1.	DV CC	ONTROL NUMBER:		(Assigned by SCS)
2.	CUSTO	OMER INFORMATION		
	Cus	stomer Name: <u>Georgia Tech</u>	Chip Name:	transfer(GT-VSM8/1)
	Pro	oject Manager: <u>Cecil O. Alford</u>	Phone:	894-2505
	Des	sign Engineer: <u>Amar Ghori</u>	Phone:	894-7472
			Phone:	
	Tes	st Engineer : Amar Ghori	Phone:	894-7472
3.	SCS C	ONTACT: Girish Kumar		
4.		ESSION		
		GENESIL Version: 7.0	6 1	
	4.2	Name of Session Log from recompile: <u>DV</u>	<u>-Session.Lo</u> (sim	ulation and timing)
	4.4	Include DV regression.001?: Size of database: 45M Dens	ity: 6250	1600 TK50 x
	5.1 5.2 5.3 5.4 5.4 5.6	Key Parameters : X DV_pin_description : X Block Diagram : X Functional Description : X Timing Diagrams at Pins : Annotated Views : X Annotated Views : X Fabline : _NSC-CN12A	- - - -	.cs: <u>X</u>
	6.2	Route Bondi	Diagram (B	size) :x ond 1.031
	6.3	Die Size: Reported Die Size: 337.9 Maximum Acceptable Die Siz Minimum Acceptable Die Siz	e: <u>337.9</u>	x 325.7
	6.4	GENESIL Package Name : CPGA100C Cavity/Well Size : 433 mils b		Spec included?: yes mils
	6.5	External Block:None		

7. ELECTRICAL INFORMATION

7.1	Chip Frequency Specified in netlist: 10(default) Target frequency: 60.9ns
7.2	Power Dissipation: GENESIL= 0.8 W at 10 MHz Spec= W at MHz
7.3	Operating Voltage: from 4.5 Volts to 5.5 Volts
8. SIM	ULATION
8.1	Number of Clocking Regimes : single
3	Clock Pad Name DIV/NO DIV Ext Clock Name Int PHASE A/PHASE B Name Phase-A/Phase-B
	-
8.2	Simulation Setup Files:
	Name: Listings attached:
	Description:
	Affected Tests:
	Name: Listings attached:
	Description:
	Affected Tests:
	Name: Listings attached:
	Description:
	Affected Tests:

8.3 Test Vector Set:

NOTE: Test vectors written one phase per vector have a maximum test frequency on the IHS Tester of 10 MHz.

Test vectors written one cycle per vector have a maximum test frequency on the IMS Tester of 20 MHz.

1.	Name: runvecs obj.001 Generated using MASM: x traceobj: x other: command file
	Generated using MASM: x traceobj: x other: command file
	timing resolution: busse cycle Other:
	Description: This file runs all trace obj test vector files.
	-To run, enter simulation environment and execute
	- \$source runvecs_obj.
	Portions of Chip Tested:All
	Use for switch level simulation? Y N
	Use for tester? Y N
2	Nomes ' survivos n 001
۷.	Name: runvecs-n.001 No of vectors: Generated using MASM: x traceobj: x other: command file
	Timing Resolution: phase cycle other: command file
	Description: The Column and Cycle Other:
_	Description: This file runs all test vectors in the normal
- 11	node. Execute \$source runvecs=n
	Portions of Chip Tested:all
	Hee for suitable love 2 at 12 at 12 at 12
	Use for switch level simulation? Y N Use for tester? Y N
	ose for festert i M
3.	Name: No of vectors:
	Name: No of vectors: Generated using MASM: traceobj: other: Timing Resolution: phase cycle other:
	Timing Resolution: phase cycle other:
	Description:
	Portions of Chip Tested:
	Use for switch level simulation? Y N
	Use for tester? Y N

AM #0012 v2.0

. Name:		No of vectors: traceobj: other: cycle other:			
Generated	using MASH:	traceobi:	nther	·	
Timing Res	olution: phase	cycle	other:		
Portions o	f Chip Tested:		***************************************		
Use for sv	itch level simula			<u> </u>	
Use for te	ster?	Y	N		
Name:			No of vectors	. •	
CON ANNA	using HASH: olution: phase	cAcTe	other: _		
	f Chip Tested:				
Use for tes		Y	N		
Name:	sing MASM:lution: phase		No of vectors	•	
Generated u	sing MASM:	traceobj:	other:		
Timing Reso	lution: phase	cycle	other:		
		· · · · · · · · · · · · · · · · · · ·			
Portions of	Chip Tested:			•	
Use for swi	tch level simulat		N		
Use for tes	ter?	Y	N		
Name:	sing MASM:		No of vectors:		
Generated us Fiming Posol	sing MASM:	traceobj: _	other:		
	!	- cycle -	otner:		
Portions of	Chip Tested:				
	ch level simulati				
ise for test	er?	12	NT		

9. TIMING ANALYSIS

9.1	Environment	·	
	Janetaon femb	from 0 C (min) from 4.5 V (min)	00
9.2			wearees
	guaranteed model 5.0V . room temp (53°c)	guaranteed model min operating V max junction temp (98°	target model min operating V c) max junction temp
	Cycle: Setup/Hold: Output Delay: Path Delay:	Cycle: Setup/Hold: Output Delay: Path Delay:	Cycle: Setup/Hold: Output Delay: Path Delay:
9.3	Setup Files:	,	
	Name: Description:		
	Name: Description:		
	Name:		
•			
	Name: Description:		
_			

9.4 Cr:	ltical	Boundary	Conditions:
---------	--------	----------	-------------

List critical paths here or annotate the timing report. Attach additional pages if needed.

71		9
CI	OC.	:К.Я

1. Phase 1 High	report	limit
2. Phase 2 High		
3. Symmetric Cycle		
4. Minimum Cycle	•	
•		

Outputs

1	Signal Name	load (pF)	delay	limit
2.				
5.				
6				
8. 9.				
10.				

Inputs

•	Signal	Name	setup	hold	limit
•					

9.5	Hold	Time	Violations:	

10. DC CHARACTERISTICS - CMOS

PARAMI	ETERS DESCRIPTION	CONDITIONS 0 to 70	CONDITIONS -55 to +125	HIN	MAX
DATA I	PAD INPUT ONLY	•			
VIH	Input High Voltage			2.00	
VIL	Input Low Voltage				0.8V
IIL	Input Leakage	VSS <vin<vdd< td=""><td>VSS<vin<vdd< td=""><td>-100uA</td><td>100uA</td></vin<vdd<></td></vin<vdd<>	VSS <vin<vdd< td=""><td>-100uA</td><td>100uA</td></vin<vdd<>	-100uA	100uA
CIN	Input Capacitance				6.0pf
DATA I	PAD OUTPUT ONLY				٠.
VOH	Output High Voltage	VDD= 4.5V IOH=-2.2	VDD= 4.5V IOH=-2mA	2.4V	
VOL	Output Low Voltage	VDD= 4.5V IOL= 6mA	VDD= 4.5V IOL= 5mA		0.4V
IOZ	Output Leakage	VSS <vout<vdd< td=""><td>VSS<vout<vdd< td=""><td>-100uA</td><td>100uA</td></vout<vdd<></td></vout<vdd<>	VSS <vout<vdd< td=""><td>-100uA</td><td>100uA</td></vout<vdd<>	-100uA	100uA
	current(high Z)				
COUT	Output Capacitance				7.0pf
					7.0pf
	Output Capacitance	VDD= 4.5V IOH=-2.2	VDD= 4.5V IOH=-2mA	2.40	7.0pf
DATA I	Output Capacitance PAD INPUT/OUTPUT			2.4V	7.0pf
DATA I	Output Capacitance PAD INPUT/OUTPUT Output High Voltage	IOH=-2.2 VDD= 4.5V	IOH=-2mA VDD= 4.5V	2.4V 2.0V	
DATA E VOH VOL VIH VIL	Output Capacitance PAD INPUT/OUTPUT Output High Voltage Output Low Voltage	IOH=-2.2 VDD= 4.5V	IOH=-2mA VDD= 4.5V		
DATA I	Output Capacitance PAD INPUT/OUTPUT Output High Voltage Output Low Voltage Input High Voltage Input Low Voltage Output Low Voltage Output leakage	IOH=-2.2 VDD= 4.5V	IOH=-2mA VDD= 4.5V		0.4V 0.8V
DATA E VOH VOL VIH VIL	Output Capacitance PAD INPUT/OUTPUT Output High Voltage Output Low Voltage Input High Voltage Input Low Voltage	IOH=-2.2 VDD= 4.5V IOL= 6mA VSS <vout<vdd< td=""><td>IOH=-2mA VDD= 4.5V IOL= 5mA</td><td>2.0V</td><td>0.4V 0.8V 100uA</td></vout<vdd<>	IOH=-2mA VDD= 4.5V IOL= 5mA	2.0V	0.4V 0.8V 100uA
VOH VOL VIH VIL IOZ	Output Capacitance PAD INPUT/OUTPUT Output High Voltage Output Low Voltage Input High Voltage Input Low Voltage Output Leakage current (high Z) Input/Output Capacitan	IOH=-2.2 VDD= 4.5V IOL= 6mA VSS <vout<vdd< td=""><td>IOH=-2mA VDD= 4.5V IOL= 5mA</td><td>2.0V</td><td>0.4V 0.8V</td></vout<vdd<>	IOH=-2mA VDD= 4.5V IOL= 5mA	2.0V	0.4V 0.8V
DATA E VOH VOL VIH VIL IOZ CIO CLOCK VIH	Output Capacitance PAD INPUT/OUTPUT Output High Voltage Output Low Voltage Input High Voltage Input Low Voltage Output leakage output leakage current (high Z) Input/Output Capacitan PAD Input High Voltage	IOH=-2.2 VDD= 4.5V IOL= 6mA VSS <vout<vdd< td=""><td>IOH=-2mA VDD= 4.5V IOL= 5mA</td><td>2.0V</td><td>0.4V 0.8V 100uA</td></vout<vdd<>	IOH=-2mA VDD= 4.5V IOL= 5mA	2.0V	0.4V 0.8V 100uA
VOH VOL VIH VIL IOZ CLOCK VIH VIL	Output Capacitance PAD INPUT/OUTPUT Output High Voltage Output Low Voltage Input High Voltage Input Low Voltage Output leakage current (high Z) Input/Output Capacitan	IOH=-2.2 VDD= 4.5V IOL= 6mA VSS <vout<vdd< td=""><td>IOH=-2mA VDD= 4.5V IOL= 5mA</td><td>2.0V -100uA</td><td>0.4V 0.8V 100uA</td></vout<vdd<>	IOH=-2mA VDD= 4.5V IOL= 5mA	2.0V -100uA	0.4V 0.8V 100uA
DATA E VOH VOL VIH VIL IOZ CIO CLOCK VIH	Output Capacitance PAD INPUT/OUTPUT Output High Voltage Output Low Voltage Input High Voltage Input Low Voltage Output leakage output leakage current (high Z) Input/Output Capacitan PAD Input High Voltage	IOH=-2.2 VDD= 4.5V IOL= 6mA VSS <vout<vdd< td=""><td>IOH=-2mA VDD= 4.5V IOL= 5mA</td><td>2.0V -100uA</td><td>0.4V 0.8V 100uA 7.0pf</td></vout<vdd<>	IOH=-2mA VDD= 4.5V IOL= 5mA	2.0V -100uA	0.4V 0.8V 100uA 7.0pf

NOTE: All parameters are measured at a supply voltage of VDD = 5V +/- 10% and a junction temperature of 125 C.

11. TAPEOUT AND TESTING SPECIFICATION

Prototype Brokerage Service Purchased? If yes: PO #	yes	no
12. CUSTOMER CHECKLIST COMMENTS Pre-Verification Comments		
13. CUSTOMER CHECKLIST APPROVAL		
The undersigned understands that if any des Customer subsequent to this sign-off, the Contact and the Contact and the Contact and the Conditions of the Condition of th	Sustomer is liable as agreed to in the Prototype Brokes require the DV	e for any either the terage Services process to be
Customer Approval :	Dat	e//
Title :		
14. SCS CHECKLIST APPROVAL Pre-Verification Comments		
•		
SCS Approval: Moto S. Buch Title: FAC. So theet	Dа	ite <u>6/8/8</u>
Title: FAC. So then A	1	

```
) Key Parameters for Chip "transfer/transfer/transfer
 ROUTE VERSION = 87.20
 HEIGH\overline{T} = 325.7 MILS
     ( = 8272.78 u )
  NIDTH = 337.9 MILS
     ( = 8582.65 u )
 ROUTED = 1 (0=NO,1=YES)
 TOTAL WIRE LENGTH = 431493 MILS
     (=10959922. u)
 CORE_AREA = 85185.4 SQUARE MILS
     (= 54958212. u2)
  PADRING AREA = 24849.8 SQUARE MILS
     ( = 16032097. u2 )
PAD AREA = 20422.4 SQUARE MILS
     T = 13175716. u2)
 ROUTE AREA = 35470.3 SQUARE_MILS
     (=22884019. u2)
 PERCENT ROUTING OF CORE = 41 %
 PERCENT ROUTING OF CHIP = 32 %
 PERCENT CORE OF CHIP = 77 %
 PERCENT PADRING OF CHIP = 22 %
 PERCENT PAD OF PADRING = 82 %
 NETLIST VERSION = 1.0
 NETLIST EXISTS = 1 (0=NO, 1=YES)
 PHASE A TIME = 16.3 NANOSECONDS
 PHASE B TIME = 20.1 NANOSECONDS
 SYMMETRIC TIME = 60.9 NANOSECONDS
NUMBER OF TRANSISTORS = 49967
 **** ctrl-Z ****
 -** foreground **
 POWER DISSIPATION = 805.87 MILLIWATTS @5V 10MHZ
) ROUTE ESTIMATE LVL = 0
) FLAT ROUTE = 1 (0=N0,1=YES)
) TECHNOLOGY NAME = CMOS-1
)_PACKAGE SPECIFIED = 1 (0=NO,1=YES)
) PACKAGE NAME = CPGA100e
) FABLINE NAME = NSC CN12A
 COMPILER TYPE = GC\overline{X}
) FLOORPLAN VERSION = 7.0
) BOND PAD \overline{C}NT = 99
) HEIGHT ESTIMATE = 162.69 MILS
     (=4132.326 u)
  WIDTH ESTIMATE = 168.71 MILS
     (=4285.234 u)
 FUSED = 1 (0=NO,1=YES)
) FUSION REQUIRED = 1 (0=N0,1=YES)
) PINOUT = 1 (0=NO, 1=YES)
) PINOUT REQUIRED = 1 (0=NO, 1=YES)
```

```
PLACED = 1 (0=NO,1=YES)
  PLACEMENT REQUIRED = 1 (0=NO,1=YES)
  DOWN BONDS ALLOWED = 1 (0=NO, 1=YES)
 PKG PIN COUNT = 100
PKG WELL HEIGHT = 434.00 MILS
     T = 1T023.60 u
  PKG WELL WIDTH = 434.00 MILS
     T = 1T023.60 u
  AREA = 110054.0 SQUARE MILS
     ( = 71002439.9 u2)^{-}
  OBJECT TYPE - Chip
 AREA PER TRANSISTOR = 2.202534 SQUARE MILS
     (= 1420.98683 u2)
) PHYSICAL IMPLEMENTATIONS EXIST = 0 (0=NO,1=YES)
) CHECKPOINTS EXIST = 1 (0=NO,1=YES)
) Genesil internal fault: Please file a bug report, if needed.
) c_spawn_sub: oops -3:
) program 'UTIL' was aborted by Unix
) Program EXEC
 **** ctrl-Z ****
) ** foreground **
EXIT GENESIL
K EP LOG
) End of GENESIL session '7 Jun 2'
```

25.7

**************************************	•	Timing	Analyze
COCK REPORT MODE	1 Version V7.0_Beta		
Joline: NSC_CN12A Junction Temperature:75 degree External Clock: Net_clk Junction Temperature:75 degree	Corner: GUARAN C Voltage: 5.00v		
Phase 1 High: 16.3 ns	K TIMES (minimum) Phase 2 High:	20.1 ns	
c_cle (from Ph1): 49.9 ns	Cycle (from Ph2): 60.9 ns	
f'nimum Cycle Time: 60.9 ns	_		-
CLOC	K WORST CASE PATHS	, ,	
nimum Phase 1 high time is 1			
** Clock delay: 5.2ns (21.5-16.	3)	·	
Node	Cumulative Delay	Transition	
host output/(internal)	21.5	rise	
<pre>host_output/(internal) host_output/dataout[0]</pre>	19.7	fall	
host output/dataout[0]'	19.5	fall	
host_output/address_sync[0]	11.9	fall	
host_interface/address_sync[0] <st_interface address_sync[0]'="" host_interface="" pnase_a<="" td=""><td>10.6</td><td>fall</td><td></td></st_interface>	10.6	fall	
<st_interface address_sync[0]'<="" td=""><td>8.1</td><td>fall</td><td></td></st_interface>	8.1	fall	
nosc_incellace/Phase_a	3.2	rise	
clock_pad/PHASE_A	1.2	rise	
Net_clk	0.0	rise	
nimum Phase 2 high time is 2	0.1 ns set by:		
** Clock delay: 5.2ns (25.3-20. Node		Transition	
host_interface/(internal)	25.3	rise	
NSERT MESSAGES GRAPHICS FORM	OVERLAY	RECORD	UTILIT
		ATCH_THRESHOLD ATCH	

>TIMING>CLOCKS>

```
*************************
                                                              Timing Analyzer
Chip: ~transfer/transfer/transfer
- ------Genesil Version v7.0_Beta-----
                                     25.3
                                                        rise
  host interface/(internal)
                                                        fall
                                     23.8
  host interface/data in[0]
                                                        fall
                                    23.7
  data pad[0]/data_in
                                                        fall
  data_pad[0]/data_in'
                                    23.3
                                                       fall
                                    19.6
  Data[0]
                                    11.3
                                                       fall
  data_pad[0]/read_disable
                                                        fall
                                    11.2
  host interface/read disable
  host_interface/read_disable'
host_interface/chip_select
                                                        fall
                                     6.6
                                                        rise
                                     6.1
                                                        rise
  host interface/chip select'
                                     5.1
  host_interface/n_chip_select
                                                        fall
                                     4.2
                                                        fall
                                     4.1
  n_chip_select/n_chip_select
                                                       fall
                                      3.6
  n chip select/n chip select'
                                                        fall
                                      0.0
  N chip select
Minimum cycle time (from Ph1) is 49.9 ns set by:
  ** Clock delay: 5.1ns (55.0-49.9)
                                Cumulative Delay
                                                     Transition
  Node
                                                        fall
   switch4/switch_mux/latch/1
                                    55.0
                                                        rise
                                     53.0
   *</switch mux/latch/(internal)</pre>
                                                        fall
                                    52.5
   <witch mux/latch/internal_xfer</pre>
   switch4/control/internal_xfer
switch4/control/internal_xfer'
                                                        fall
                                    52.4
                                    51.7
49.7
                                                        fall
                                                        fall
   switch4/control/int xfer
                                                        fall
   switch4/control/int_xfer'
                                    49.6
                                                        fall
                                    48.3
   switch4/control/state detect
                                    45.0
                                                        fall
   state machine/state_detect
                                                        fall
                                     13.5
   state machine/state detect'
                                                        fall
   state_machine/not_run
                                     11.6
                                                        fall
   run_control/not_run
                                     11.4
                                     10.3
                                                        fall
   run control/not run'
                                                        rise
                                      9.9
   run control/run
                                                        rise
                                      9.6
   run control/run'
   run control/PHASE A
                                     5.3
 INSERT MESSAGES GRAPHICS FORM OVERLAY
                                                          RECORD
                                                                      UTILITY
 PHASE1_HIGH CYCLE_PH1
PHASE2_HIGH CYCLE_PH2
                                           DUMP_LATCH_THRESHOLD
DUMP_LATCH
```

>TIMING>CLOCKS>

**********	******	******
Chip: ~transfer/transfer/transfer		Timing Ana
Genesil	Version v7.0_Beta	
serial in[5] Serial in	15.9 15.9	. BLOCK N?
serial out[3] Serial out	15.9 15.9	PATH*CURRENT*
serial in[5] Serial in	19.1 19.3	address pac
serial out[4] Serial out	19.1 19.3	PATHaddress pac
serial in[5] Serial in	18.0 18.2	address pac
serial out[5] Serial out	18.0 18.2	PATHaddress pac
serial in[5] Serial in	17.3 17.4	address_pac
serial out[6] Serial out	17.3 17.4	
serial in[5] Serial in	16.5 16.6	chip_contro
serial out[7] Serial out	16.5 16.6	PATHclock_pad
serial in[6] Serial in		data_pad[0
CURRENT Address[0]		PATHdata_pad[1
serial in[6] Serial in	16.8 17.0	<pre>data_pad[2</pre>
serial out[0] Serial out	<u> </u>	PATHdata_pad[3
serial in[6] Serial in	16.1 16.2	data_pad[4
serial out[1] Serial out	16.1 16.2	PATHdata_pad[5
serial in[6] Serial in	15.6 15.7	<pre>data_pad[6</pre>
serial out[2] Serial out	15.6 15.7	PATHdata_pad[7
serial in[6] Serial in	15.5 15.6	dav_mux
serial out[3] Serial out	15.5 15.6	PATHdav_pad[0]
<pre>serial in[6] Serial in</pre>	18.7 19.0	dav_pad[1]
serial out[4] Serial out	18.7 19.0	PATHdav_pad[2]
serial in[6] Serial in	17.7 17.9	dav_pad[3]
serial out[5] Serial out	17.7 17.9	PATHdav_pad[4]
serial in[6] Serial in	16.9 17.1	<pre>dav_pad[5]</pre>
serial out[6] Serial out	16.9 17.1	PATHdav_pad[6]
serial in[6] Serial in	16.2 16.3	dav_pad[7]
serial out[7] Serial out	16.2 16.3	PATHhost_inter
serial in[7] Serial in	16.8 16.9	host_outpu
serial out[0] Serial out	16.8 16.9	PATHn_chip_sel
serial in[7] Serial in	16.1 16.2	n_mem_read
serial out[1] Serial out	16.1 16.2	PATHn_mem_writ
serial in[7] Serial in	15.6 15.6	n_xack_pad
serial out[2] Serial out	15.6 15.6	PATHnet_sync_p
serial in[7] Serial in	15.5 15.5	* MORE *
INSERT MESSAGES GRAPHICS FORM	OVERLAY	RECORD U
BACK PATH_DELETE_TOGGLE	•	

Corner: GUARANTEED

Voltage: 5.00v

Faline: NSC CN12A

function Temperature: 75 degree C

......

External Clock: Net_clk

Included setup files: default setup file

ractuded secup 11.	TED. METAUTE DEC					
	OUT	PUT DELAY	(ns)			
Output	Ph1(r)	Delay	Ph2(r)	Delay	Loadin	g(pf)
•	Min	Max	Min	Max		
D :a[0]	0.0		0.0		50.00	PATH
Data[1]	0.0	32.2	0.0	19.6	50.00	PATH
D-ta[2]	0.0	32.0	0.0	19.6	50.00	PATH
D ta[3]	0.0	31.8	0.0	19.6	50.00	PATH
Data[4]	0.0	31.6	0.0	19.6	50.00	PATH
Data[5]	0.0	31.5	0.0	19.6	50.00	PATH
D ta[6]	0.0	31.4	0.0	19.6	50.00	PATH
D_ca[7]	0.0	31.3	0.0	19.6	50.00	PATH
N xack	14.8		14.8		50.00	PATH
N t_run	15.1				50.00	PATH
N t_sync	16.9				50.00	PATH
Node error[0]	12.9				50.00	PATH
Nade_error[1]	12.9	15.7			50.00	PATH
N le error[2]	12.9	15.7			50.00	PATH
Node_error[3]	12.9	15.7			50.00	PATH
Node_error[4]	12.9	15.7			50.00	PATH
N le_error[5]	12.9	15.7			50.00	PATH
N_le_error[6]	12.9	15.6			50.00	• PATH
Node_error[7]	12.8	15.6			50.00	PATH
S rial out[0]	16.8	36.1	16.8	18.3	50.00	PATH
S rial_out[1]	16.1	35.2	16.1	17.9	50.00	PATH
Serial_out[2]	15.6	34.1	15.6	17.4	50.00	PATH
Serial_out[3]	15.5	33.4	15.5	17.4	50.00	PATH
S rial_out[4]	18.7	38.0	18.7	20.8	50.00	PATH
Serial_out[5]	17.6	37.0	17.6	19.8	50.00	PATH
NSERT MESSAGES	GRAPHICS FORM		OVERLAY		RECORD	UTILITY

BACK

>TIMING>OUTPUT DELAY>

**************************************		*****	*****	*****	************ Timing	******* Analyzer
		Version	v7.0_Beta-			
Nude_error[5]	12.9	15.7			50.00	PATH
Node error[6]	12.9	15.6			50.00	PATH
1 de error[7]	12.8	15.6			50.00	PATH
<pre>{ rial_out[0]</pre>	16.8	36.1	16.8	18.3	50.00	PATH
Serial out[1]	16.1	35.2	16.1	17.9	50.00	PATH
Sarial_out[2]	15.6	34.1	15.6	17.4	50.00	PATH
<pre>{ :rial_out[3]</pre>	15.5	33.4	15.5	17.4	50.00	PATH
Serial out[4]	18.7		18.7		50.00	PATH
Serial out[5]	17.6	37.0	17.6	19.8	50.00	PATH
<pre>{ :rial_out[6]</pre>	16.9	32.9	16.9	19.1	50.00	PATH
Serial out[7]	16.1	31.5	16.1	18.6	50.00	PATH
Switch error[0]	12.8				50.00	PATH
<pre>{ /itch_error[1]</pre>	12.8	15.6			50.00	PATH
: /itch error[2]	12.8	15.6			50.00	PATH
Switch error[3]	12.8	15.6			-50.00	PATH
evitch_error[4]	12.9	15.7			50.00	PATH
: ritch error[5]	12.9	15.7			50.00	PATH
switch error[6]	12.8	15.6			50.00	PATH
Switch error[7]	12.8	15.6			50.00	PATH
ansfer in[0]	9.9	14.0			50.00	PATH
cansfer in[1]	9.8	13.9			50.00	PATH
Transfer in[2]	9.6	13.7			50.00	PATH
cansfer in[3]	9.5	13.6			50.00	PATH
'cansfer_in[4]	9.8	13.9			50.00	PATH
Transfer in[5]	9.9	14.1			50.00	PATH
Transfer in[6]	10.1	14.2			50.00	PATH
cansfer_in[7]	10.2				50.00	PATH
'ransfer out[0]	11.0				50.00	PATH
Transfer out[1]	10.7	14.8			50.00	PATH
:ansfer out[2]	10.6	14.7			50.00	PATH
cansfer out[3]	10.5	14.6			50.00	PATH
Transfer out[4]	10.4	14.5			50.00	PATH
Fransfer_out[5]	10.2	14.3			50.00	PATH
cansfer out[6]	10.1	14.2			50.00	PATH
Transfer_out[7]	10.0	14.1			50.00	PATH
INSERT MESSAGES	GRAPHICS FORM		OVERLAY		RECORD	UTILITY

BACK

>TIMING>OUTPUT DELAY>

- ------Genesil Version v7.0 Beta-----SETUP AND HOLD MODE 1 bline: NSC_CN12A Corner: GUARANTEED Junction Temperature:75 degree C Voltage:5.00v External Clock: Net clk Included setup files: default setup file INPUT SETUP AND HOLD TIMES (ns) Setup Time Hold Time Input Ph2(f) Ph1(f) Ph2(f) Ph1(f) PATH -1.3 Address[0] ___ 4.8 ---4.6 -1.1PATH Address[1] -1.0 PATH idress[2] 4.5 ___ -1.6 PATH ldress[3] -1.5 PATH 5.0 Address[4] 4.9 -1.4PATH ldress[5] 1 2.0 PATH ita[0] ---2.0 PATH 1.4 Data[1] 2.1 PATH 1.4 Data[2] ---2.2 PATH 1.3 1ta[3] PATH Lata[4] 1.2 1.2 2.3 PATH Data[5] 1.2 2.3 PATH ita[6] ---2.2 PATH 1.3 1ta[7] PATH 1.4 Dav[0] 1.4 ___ 0.3 PATH Pav[1] 0.2 1.4 PATH iv[2] 1.5 ---0.2 PATH uav[3] -0.1 PATH 1.8 Dav[4] ----0.2 PATH 1.9 1V[5] -0.2 PATH 1.9 _ 1V[6] ----0.3 PATH Dav[7] -0.0 PATH chip select 1.6 1.4 PATH mem read N mem write INSERT MESSAGES GRAPHICS FORM OVERLAY RECORD UTILITY BACK

>TIMING>SETUP HOLD>

Chip: ~transfer/transfer/transfer

**************************************			*****	*****	*****	******	******** Timina	******* Analyzer
chip: ~transfer/tr	ansier/trai	nesil	Version	v7.0	Beta			
Data[0]			1.5			2.0	PATH	
Data[1]		-	1.4			2.0	PATH	
D ta[2]		-	1.4			2.1	PATH	
D ta[2]			1.3			2.2	PATH	
Data[4]			1.2			2.3	PATH	
D-ta[5]		_	1.2			2.3	PATH	
D ta[6]		-	1.2			2.3	PATH	
Data[7]	-	_	1.3			2.2	PATH	
Dav[0]	-		1.4			0.3	PATH	
D v[1]		_	1.4			0.3	PATH	
C_V[2]		-	1.4			0.2	PATH	
Dav[3]	_		1.5			0.2	PATH	
[V[4]	_	-	1.8			-0.1	PATH	
L V[4] L V[5]		-	1.9			-0.2	PATH	
Dav[6]	_	-	1.9			-0.2	PATH	
Dav[7]			2.0			-0.3	PATH	
N chip_select		_	20.1			-0.0	PATH	
N mem read		_	19.3			1.6	PATH	
N_mem_read N_mem_write		-	18.6			1.4	PATH	
Fi[0]			10.0			-0.8	PATH	
F i[1]			2.5			-0.8	PATH	
r 1[1] Rfi[2]	_		2.5			-0.7	PATH	
F^i[3]			2.4	*		-0.7	PATH	
F 1[3] F 1[4]			2.4			-0.7	PATH	
Rfi[5]			2.4			-0.6	PATH	
Rfi[6]	•		2.3			-0.6	PATH	
F i[7]		_	2.3			-0.6	PATH	
Serial_in[0]	_		0.7			-	PATH	
Serial_in[1]			1.3			1.6	PATH	
<pre>frial_in[2]</pre>			1.5			1.1	PATH	
frial_in[2] frial_in[3]							PATH	
Serial in[4]		_					PATH	
Serial_in[4] Serial_in[5]		_					PATH	
Erial_in[6]							PATH	
Serial in[7]							PATH	
seriar_iu[\]		- -					FAIN	
NSERT MESSAGES	GRAPHICS	FORM		OVE	RLAY	RI	ECORD	UTILITY

BACK

>TIMING>SETUP HOLD>

Chip: ~transfer/transfer/transfer	Version v7.0 Beta	Timing Analyze
P. TH DELAY MODE	VC1010 VVV0_100	BLOCK NAME
		CURRENT
F bline: NSC_CN12A	Corner: GUARANTEED	
Junction Temperature: 75 degree C	Voltage: 5.00v	address_pad[1]
External Clock: Net clk		address_pad[2]
Included setup files: default setu	p file	address_pad[3]
		address_pad[4]
PAT	H DELAY (ns)	address_pad[5]
Source Object Connector	(Ph1) Min Max	chip_control
Dest. Object Connector	(Ph2) Min Max	
erial in[0] Serial in	11.6 12.2	data_pad[0]
<pre>serial out[0] serial out</pre>	11.6 12.2	
erial in[0] Serial in	17.3 17.4	data_pad[2]
serial out[0] Serial out	17.3 17.4	
serial in[0] Serial in	16.7 16.8	data_pad[4]
serial out[1] Serial out	16.7 16.8	
erial in[0] Serial in	16.3 16.3	data_pad[6]
serial out[2] Serial out	16.3 16.3	
serial in[0] Serial in	16.2 16.3	dav_mux
serial out[3] Serial out	16.2 16.3	
erial in[0] Serial in		dav_pad[1]
CURRENT Address[0]		PATHdav_pad[2]
cerial in[0] Serial in	19.5 19.8 19.5 19.8	dav_pad[3] PATHdav pad[4]
serial out[4] Serial out		dav_pad[5]
CURRENT Address[0]	0.0 0.0	
CURRENT Address[0]	0.0 0.0 18.5 18.7	dav_pad[7]
erial in[0] Serial in	18.5 18.7	
serial out[5] Serial out	17.8 17.9	host_output
serial in[0] Serial in	17.8 17.9	
<pre>serial out[6] Serial out erial in[0] Serial in</pre>		n mem read
serial out[7] Serial out	17.3 17.4	
	17.7 17.8	n xack pad
serial in[1] Serial in serial out[0] Serial out	17.7 17.8	
serial in[1] Serial in	17.2 17.3	* MORE *
Serrar III I Serrar III		
NSERT MESSAGES GRAPHICS FORM	OVERLAY	RECORD UTILITY

*********	**********	*******
Chip: -transfer/transfer/transfer		Timing Analyzer
Genesil	Version v7.0 Beta	
serial in[1] Serial in	17.2 17.3	BLOCK NAME
serial out[1] Serial out	17.2 17.3	PATH*CURRENT*
erial in[1] Serial in	16.8 16.8	address_pad[0]
serial out[2] Serial out	16.8 16.8	PATHaddress_pad[1]
serial in[1] Serial in	16.8 16.8	address_pad[2]
serial out[3] Serial out	16.8 16.8	
erial in[1] Serial in	20.1 20.3	address_pad[4]
serial out[4] Serial out	20.1 20.3	
merial in[1] Serial in	19.1 19.3	chip_control
serial out[5] Serial out	19.1 19.3	PATHclock_pad
serial in[1] Serial in	18.4 18.5	data_pad[0]
serial out[6] Serial out	18.4 18.5	
erial in[1] Serial in	18.0 18.1	data_pad[2]
serial out[7] Serial out	18.0 18.1	PATHdata_pad[3]
serial in[2] Serial in	18.2 18.3	data_pad[4]
serial out[0] Serial out	18.2 18.3	
erial in[2] Serial in	17.8 17.9	data_pad[6]
serial out[1] Serial out	17.8 17.9	
serial in[2] Serial in	17.4 17.4	dav_mux
serial out[2] Serial out	17.4 17.4	
Lerial in[2] Serial in	17.3 17.4	dav_pad[1]
serial out[3] Serial out	17.3 17.4	
erial in[2] Serial in	20.5 20.8	dav_pad[3]
serial out[4] Serial out		PATHdav_pad[4]
serial in[2] Serial in	19.6 19.8	dav_pad[5]
<pre>serial out[5] Serial out</pre>	19.6 19.8	
erial in[2] Serial in	19.0 19.1	dav_pad[7]
serial out[6] Serial out	19.0 19.1	PATHhost_interface
serial in[2] Serial in	18.5 18.6	host_output
serial out[7] Serial out	18.5 18.6	
erial in[3] Serial in	17.8 18.0	n_mem_read
serial out[0] Serial out	17.8 18.0	
erial in[3] Serial in	17.1 17.2	n_xack_pad
serial out[1] Serial out	17.1 17.2	
serial in[3] Serial in	16.6 16.7	* MORE *
NSERT MESSAGES GRAPHICS FORM	OVERLAY	RECORD UTILITY
DACK DAME DETEME MOCCLE		
BACK PATH_DELETE_TOGGLE	,	

**********	************	
Chip: ~transfer/transfer/transfer		Timing Analyzer
Genesil	Version v7.0_Beta	
serial in[3] Serial in	16.6 16.7	BLOCK NAME
serial out[2] Serial out	16.6 16.7	
erial in[3] Serial in	16.5 16.6	address_pad[0]
<pre>serial in[3] Serial in serial out[3] Serial out</pre>	16.5 16.6	PATHaddress_pad[1]
serial in[3] Serial in	19.7 20.0	address_pad[2]
serial in[3] Serial in serial out[4] Serial out	19.7 20.0	
erial in[3] Serial in	18.7 18.9	address_pad[4]
serial out[5] Serial out	18.7 18.9	
serial in[3] Serial in	17.9 18.1	chip_control
serial out[6] Serial out	17.9 18.1	
perial in[3] Serial in	17.2 17.3	data_pad[0]
serial out[7] Serial out	17.2 17.3	
erial in[4] Serial in	17.4 17.6	<pre>data_pad[2]</pre>
serial out[0] Serial out	17.4 17.6	
serial in[4] Serial in	16.7 16.8	data_pad[4]
serial out[1] Serial out	16.7 16.8	
erial in[4] Serial in	16.2 16.3	data_pad[6]
serial out[2] Serial out	16.2 16.3	
serial in[4] Serial in	16.1 16.2	dav_mux
serial out[3] Serial out	16.1 16.2	
erial in[4] Serial in	19.3 19.6	dav_pad[1]
serial out[4] Serial out	19.3 19.6	
erial in[4] Serial in	18.3 18.5	dav_pad[3]
serial out[5] Serial out	18.3 18.5	
serial in[4] Serial in	17.5 17.7	dav_pad[5]
serial out[6] Serial out	17.5 17.7	
erial in[4] Serial in serial out	16.8 16.9	
serial out[7] Serial out	16.8 16.9	
serial in[5] Serial in	17.2 17.3	host_output
serial out[0] Serial out		PATHn_chip_select
erial in[5] Serial in	16.4 16.5	n_mem_read
serial out[1] Serial out		PATHn_mem_write
<pre>rerial in[5] Serial in</pre>	15.9 16.0	n_xack_pad
serial out[2] Serial out	<u> </u>	PATHnet_sync_pad
<pre>serial in[5] Serial in</pre>	15.9 15.9	* MORE *
NSERT MESSAGES GRAPHICS FORM	OVERLAY	RECORD UTILITY

BACK PATH_DELETE_TOGGLE

Serial in[5] Serial in 15.9 15.9 15.9 PATH	*********	*******	*******
Serial in[5] Serial in 15.9 15.9 BLOCK NAME			Timing Analyzer
Serial in[5] Serial in 15.9 15.9 BIOCK NAME	Genesil	Version v7.0 Beta	
Serial out[3] Serial out 15.9 15.9 PATH&CURRENT* address pad[0] Serial out[4] Serial out 19.1 19.3 PATHAddress pad[1] Serial in[5] Serial out 18.0 18.2 PATHAddress pad[2] Serial in[5] Serial out 18.0 18.2 PATHAddress pad[3] Serial in[5] Serial out 17.3 17.4 PATHAddress pad[4] PATHAddress pad[4] PATHAddress pad[4] PATHAddress pad[6] PATHAddress pad[6] PATHAddress pad[6] PATHAddress pad[6] PATHAddress pad[6] PATHAddress pad[7] PATHAddress pad[6] PATHAddress pad[7] PATHAdat pad[7] PATHAdat pad[1] PATHAdat pad[6] PATHADAT pad[7] PATHADAT pad[7] PATHADAT pad[6] PATHADAT pad[7] PATHADAT pad[7] PATHADAT pad[7] PATHADAT pad[7] PATHADAT pad[7] PATHADT pad			BLOCK NAME
19.1 19.3 address_pad[0]	serial out[3] Serial out		
19.1 19.3 PATHAddress pad[1] Serial in[5] Serial out 18.0 18.2 address pad[2] Serial out[5] Serial out 18.0 18.2 address pad[2] Serial in[5] Serial out 18.0 18.2 address pad[3] Serial in[5] Serial out 17.3 17.4 address pad[4] PATHAddress pad[5] address pad[4] PATHAddress pad[6] Serial in[6] Serial out 16.5 16.6 Address pad[6] PATHAddress pad[6] PATHAddress pad[6] PATHADDRES p			
18.0 18.2 address_pad[2]	serial out[4] Serial out		
Serial out[5] Serial out 18.0 18.2 PATHaddress_pad[3] Serial in[5] Serial out 17.3 17.4 Address_pad[4] Serial in[5] Serial out 17.3 17.4 PATHaddress_pad[5] Cerial in[5] Serial out 16.5 16.6 Chip_control Chip_control Serial in[6] Serial in 16.5 16.6 Chip_control PATHclock_pad data_pad[0] PATHdata_pad[1] PATHdata_pad[1] Serial in[6] Serial out 16.8 17.0 Chip_control PATHdata_pad[1] Chip_control PATHdata_pad[1] Chip_control PATHdata_pad[1] Chip_control PATHdata_pad[1] Chip_control PATHdata_pad[0] PATHdata_pad[1] Chip_control PATHdata_pad[1] Chip_control Chip_control PATHdata_pad[0] Chip_control Chip_control PATHdata_pad[0] Chip_control Chip_control PATHdata_pad[0] Chip_control Ch			
Serial in[5] Serial in 17.3 17.4 address pad[4]			
Serial out 6 Serial out 16.5 16.6 Chip control chip control serial out 5 16.5 16.6 Chip control chip control serial in 6 Serial out 6 Serial 6			
Serial out[7] Serial out 16.5 16.6 Chip control	serial out[6] Serial out		
Serial out 7	rerial in[5] Serial in	16.5 16.6	chip control
Serial in[6] Serial in			PATHCLock pad
#CURRENT* Address[0] erial in[6] Serial in	serial in[6] Serial in		
erial in[6] Serial in serial out[0] Serial out serial out[0] Serial out serial out[0] 16.8 17.0 PATHdata_pad[3] serial in[6] Serial out serial out[1] Serial out serial out serial out[1] 16.1 16.2 PATHdata_pad[5] DATHdata_pad[5] DATHdata_pad[6] DATHdata_pad[6] DATHdata_pad[6] DATHdata_pad[6] DATHdata_pad[7]	*CURRENT* Address[0]		
serial out[0] Serial out 16.8 17.0 PATHdata_pad[3] serial in[6] Serial out 16.1 16.2 data_pad[4] serial out[1] Serial out 16.1 16.2 PATHdata_pad[5] serial in[6] Serial in 15.6 15.7 QATHdata_pad[6] serial out[2] Serial out 15.6 15.7 PATHdata_pad[7] serial out[3] Serial out 15.5 15.6 PATHdata_pad[7] serial out[3] Serial out 15.5 15.6 PATHdata_pad[7] serial out[4] Serial out 15.5 15.6 PATHdata_pad[7] serial out[4] Serial out 18.7 19.0 dav_pad[0] serial out[5] Serial out 17.7 17.9 PATHdav_pad[2] serial out[6] Serial out 16.9 17.1 PATHdav_pad[4] serial out[7] Serial out 16.2 16.3 dav_pad[5] serial out[7] Serial out 16.2 16.3 PATHnot_interface serial out[1]		16.8 17.0	
serial in[6] Serial in 16.1 16.2 data_pad[4] erial in[6] Serial out 16.1 16.2 PATHdata_pad[5] erial in[6] Serial in 15.6 15.7 data_pad[6] serial out[2] Serial out 15.6 15.7 PATHdata_pad[7] serial in[6] Serial in 15.5 15.6 PATHdav_pad[0] serial out[4] Serial out 18.7 19.0 dav_pad[1] serial out[4] Serial out 18.7 19.0 PATHdav_pad[2] erial in[6] Serial out 17.7 17.9 PATHdav_pad[2] serial out[5] Serial out 17.7 17.9 PATHdav_pad[4] serial in[6] Serial out 16.9 17.1 PATHdav_pad[6] erial in[6] Serial out 16.2 16.3 dav_pad[7] serial out[7] Serial out 16.2 16.3 PATHnost_interface serial in[7] Serial out 16.8 16.9 PATHn_chip_select erial in[7] Serial out </td <td></td> <td></td> <td></td>			
serial out[1] Serial out 16.1 16.2 PATHdata_pad[5] erial in[6] Serial in 15.6 15.7 data_pad[6] serial out[2] Serial out 15.6 15.7 PATHdata_pad[7] serial in[6] Serial in 15.5 15.6 PATHdav_pad[0] serial in[6] Serial in 18.7 19.0 dav_pad[1] serial in[6] Serial out 17.7 17.9 PATHdav_pad[2] erial in[6] Serial out 17.7 17.9 PATHdav_pad[3] serial out[6] Serial out 16.9 17.1 PATHdav_pad[4] serial in[6] Serial out 16.9 17.1 PATHdav_pad[6] erial in[6] Serial out 16.9 17.1 PATHdav_pad[6] erial in[6] Serial out 16.9 17.1 PATHdav_pad[6] erial in[7] Serial out 16.2 16.3 PATHdav_pad[6] erial in[7] Serial out 16.8 16.9 PATHdav_pad[6] erial in[7] Serial out			
erial in[6] Serial in 15.6 15.7 data_pad[6] serial out[2] Serial out 15.6 15.7 PATHdata_pad[7] serial in[6] Serial in 15.5 15.6 PATHdav_pad[0] serial in[6] Serial out 18.7 19.0 dav_pad[1] serial out[4] Serial out 18.7 19.0 PATHdav_pad[2] erial in[6] Serial out 17.7 17.9 dav_pad[3] serial out[5] Serial out 17.7 17.9 PATHdav_pad[4] serial in[6] Serial out 16.9 17.1 PATHdav_pad[5] serial in[6] Serial out 16.9 17.1 PATHdav_pad[6] erial in[6] Serial out 16.9 17.1 PATHdav_pad[6] erial in[7] Serial out 16.2 16.3 dav_pad[7] serial out[7] Serial out 16.2 16.3 PATHnost_interface serial in[7] Serial out 16.8 16.9 PATHn_chip_select erial in[7] Serial out <td>serial out[1] Serial out</td> <td></td> <td></td>	serial out[1] Serial out		
Serial out[2] Serial out 15.6 15.7 PATHdata_pad[7]		15.6 15.7	data_pad[6]
serial in[6] Serial in 15.5 15.6 dav_mux serial out[3] Serial out 15.5 15.6 PATHdav_pad[0] serial in[6] Serial in 18.7 19.0 PATHdav_pad[1] serial in[6] Serial in 17.7 17.9 PATHdav_pad[2] serial out[5] Serial out 17.7 17.9 PATHdav_pad[3] serial in[6] Serial out 16.9 17.1 dav_pad[5] serial out[6] Serial out 16.9 17.1 PATHdav_pad[6] erial in[6] Serial out 16.9 17.1 PATHdav_pad[5] serial out[6] Serial out 16.9 17.1 PATHdav_pad[6] erial in[7] Serial out 16.2 16.3 PATHdav_pad[6] serial out[7] Serial out 16.2 16.3 PATHdav_pad[6] serial out[7] Serial out 16.8 16.9 PATHdav_pad[6] serial in[7] Serial out 16.8 16.9 PATHnotipelect erial in[7] Serial out	serial out[2] Serial out	15.6 15.7	PATHdata_pad[7]
serial out[3] Serial out 15.5 15.6 PATHdav_pad[0] serial in[6] Serial in 18.7 19.0 dav_pad[1] serial out[4] Serial out 18.7 19.0 PATHdav_pad[2] erial in[6] Serial in 17.7 17.9 DATHdav_pad[3] serial out[5] Serial out 16.9 17.1 DATHdav_pad[4] serial out[6] Serial out 16.9 17.1 PATHdav_pad[6] erial in[6] Serial out 16.2 16.3 DATHdav_pad[6] serial out[7] Serial out 16.2 16.3 PATHdav_pad[6] serial in[7] Serial out 16.8 16.9 PATHdav_pad[6] serial out[0] Serial out 16.8 16.9 PATHhost_interface serial out[0] Serial out 16.8 16.9 PATHn_chip_select erial in[7] Serial out 16.1 16.2 PATHn_chip_select erial in[7] Serial out 15.6 15.6 PATHn_chip_select erial in[7]	serial in[6] Serial in	15.5 15.6	dav_mux
serial in[6] Serial out 18.7 19.0 dav_pad[1] serial out[4] Serial out 18.7 19.0 PATHdav_pad[2] erial in[6] Serial in 17.7 17.9 dav_pad[3] serial out[5] Serial out 17.7 17.9 PATHdav_pad[4] serial in[6] Serial out 16.9 17.1 PATHdav_pad[5] erial in[6] Serial out 16.9 17.1 PATHdav_pad[6] erial in[6] Serial out 16.2 16.3 PATHhost_interface serial out[7] Serial out 16.8 16.9 PATHn_chip_select serial out[0] Serial out 16.8 16.9 PATHn_chip_select erial in[7] Serial out 16.1 16.2 n_mem_read serial out[1] Serial out 15.6 15.6 PATHn_mem_write erial in[7] Serial out 15.6 15.6 PATHnet_sync_pad serial in[7] Serial in 15.5 * MORE * NSERT MESSAGES GRAPHICS FORM OVERLAY RECORD UTILITY		15.5 15.6	PATHdav_pad[0]
serial out[4] Serial out 18.7 19.0 PATHdav_pad[2] erial in[6] Serial in 17.7 17.9 dav_pad[3] serial out[5] Serial out 17.7 17.9 PATHdav_pad[4] serial in[6] Serial in 16.9 17.1 dav_pad[5] erial in[6] Serial out 16.9 17.1 PATHdav_pad[6] erial in[6] Serial out 16.2 16.3 dav_pad[7] serial out[7] Serial out 16.2 16.3 PATHhost_interface serial out[0] Serial out 16.8 16.9 PATHn_chip_select erial in[7] Serial out 16.1 16.2 PATHn_mem_write erial in[7] Serial out 15.6 15.6 PATHn mem_write erial in[7] Serial out 15.6 15.6 PATHnet_sync_pad serial in[7] Serial in 15.5 * MORE * NSERT MESSAGES GRAPHICS FORM OVERLAY RECORD UTILITY		18.7 19.0	dav_pad[1]
serial out[5] Serial out 17.7 17.9 PATHdav pad[4] serial in[6] Serial out 16.9 17.1 dav pad[5] serial out[6] Serial out 16.9 17.1 PATHdav pad[6] erial in[6] Serial out 16.2 16.3 dav pad[7] serial out[7] Serial out 16.2 16.3 PATHhost interface serial out[0] Serial out 16.8 16.9 PATHn_chip_select erial in[7] Serial out 16.1 16.2 n_mem_read serial out[1] Serial out 16.1 16.2 PATHn_mem_write erial in[7] Serial out 15.6 15.6 PATHnet_sync_pad serial out[2] Serial in 15.5 * MORE * NSERT MESSAGES GRAPHICS FORM OVERLAY RECORD UTILITY			
serial out[5] Serial out 17.7 17.9 PATHdav_pad[4] serial in[6] Serial in 16.9 17.1 dav_pad[5] serial out[6] Serial out 16.9 17.1 PATHdav_pad[6] erial in[6] Serial in 16.2 16.3 dav_pad[7] serial out[7] Serial out 16.8 16.9 PATHhost_interface serial out[0] Serial out 16.8 16.9 PATHn_chip_select _erial in[7] Serial out 16.1 16.2 n_mem_read serial out[1] Serial out 16.1 16.2 PATHn_mem_write erial in[7] Serial out 15.6 15.6 PATHnet_sync_pad serial in[7] Serial in 15.5 15.5 * MORE * NSERT MESSAGES GRAPHICS FORM OVERLAY RECORD UTILITY	erial in[6] Serial in		dav_pad[3]
serial in[6] Serial in 16.9 17.1 dav_pad[5] erial in[6] Serial out 16.9 17.1 PATHdav_pad[6] erial in[6] Serial in 16.2 16.3 dav_pad[7] serial out[7] Serial out 16.2 16.3 PATHhost_interface serial in[7] Serial out 16.8 16.9 PATHn_chip_select _erial in[7] Serial out 16.1 16.2 n_mem_read serial out[1] Serial out 16.1 16.2 PATHn_mem_write erial in[7] Serial out 15.6 15.6 n_xack_pad serial in[7] Serial out 15.6 15.6 PATHnet_sync_pad serial in[7] Serial in 15.5 15.5 * MORE * NSERT MESSAGES GRAPHICS FORM OVERLAY RECORD UTILITY	serial out[5] Serial out		
serial out[6] Serial out 16.9 17.1 PATHdav_pad[6] erial in[6] Serial in 16.2 16.3 dav_pad[7] serial out[7] Serial out 16.2 16.3 PATHhost_interface serial in[7] Serial out 16.8 16.9 PATHn_chip_select _erial in[7] Serial out 16.1 16.2 n_mem_read serial out[1] Serial out 16.1 16.2 PATHn_mem_write erial in[7] Serial out 15.6 15.6 n_xack_pad serial in[7] Serial in 15.5 15.5 * MORE * NSERT MESSAGES GRAPHICS FORM OVERLAY RECORD UTILITY	serial in[6] Serial in	16.9 17.1	dav_pad[5]
serial out[7] Serial out 16.2 16.3 PATHNOST_Interface serial in[7] Serial out 16.8 16.9 host_output serial out[0] Serial out 16.8 16.9 PATHn_chip_select erial in[7] Serial out 16.1 16.2 n_mem_read serial in[7] Serial in 15.6 15.6 n_xack_pad serial in[7] Serial out 15.6 15.6 PATHnet_sync_pad serial in[7] Serial in 15.5 15.5 * MORE * NSERT MESSAGES GRAPHICS FORM OVERLAY RECORD UTILITY	serial out[6] Serial out		PATHdav_pad[6]
serial out[7] Serial out 16.2 16.3 PATHNOST_Interface serial in[7] Serial out 16.8 16.9 host_output serial out[0] Serial out 16.8 16.9 PATHn_chip_select erial in[7] Serial out 16.1 16.2 n_mem_read serial in[7] Serial in 15.6 15.6 n_xack_pad serial in[7] Serial out 15.6 15.6 PATHnet_sync_pad serial in[7] Serial in 15.5 15.5 * MORE * NSERT MESSAGES GRAPHICS FORM OVERLAY RECORD UTILITY	erial in[6] Serial in		
serial out[0] Serial out 16.8 16.9 PATHn_chip_select _erial in[7] Serial out 16.1 16.2 n_mem_read _serial out[1] Serial out 16.1 16.2 PATHn_mem_write _erial in[7] Serial out 15.6 15.6 n_xack_pad _serial out[2] Serial out 15.6 15.6 PATHnet_sync_pad _serial in[7] Serial in 15.5 15.5 * MORE * NSERT MESSAGES GRAPHICS FORM OVERLAY RECORD UTILITY	serial out[7] Serial out	<u> </u>	
_erial in[7] Serial in 16.1 16.2 n mem_read _serial out[1] Serial out 16.1 16.2 PATHn_mem_write _erial in[7] Serial in 15.6 15.6 n_xack_pad _serial out[2] Serial out 15.6 15.6 PATHnet_sync_pad _serial in[7] Serial in 15.5 * MORE * NSERT MESSAGES GRAPHICS FORM OVERLAY RECORD UTILITY			host_output
serial out[1] Serial out 16.1 16.2 PATHn_mem_write erial in[7] Serial in 15.6 15.6 n_xack_pad serial out[2] Serial out 15.6 15.6 PATHnet_sync_pad serial in[7] Serial in 15.5 15.5 * MORE * NSERT MESSAGES GRAPHICS FORM OVERLAY RECORD UTILITY	serial out[0] Serial out		
erial in[7] Serial in 15.6 15.6 n_xack_pad serial out[2] Serial out 15.6 15.6 PATHnet_sync_pad serial in[7] Serial in 15.5 15.5 * MORE * NSERT MESSAGES GRAPHICS FORM OVERLAY RECORD UTILITY	_erial in[7] Serial in		
serial out[2] Serial out serial in[7] 15.6 15.6 PATHNET sync pad to the serial in[7] NSERT MESSAGES GRAPHICS FORM OVERLAY RECORD UTILITY	serial out[1] Serial out		
serial in[7] Serial in 15.5 15.5 * MORE * INSERT MESSAGES GRAPHICS FORM OVERLAY RECORD UTILITY			
NSERT MESSAGES GRAPHICS FORM OVERLAY RECORD UTILITY			
NSERT MESSAGES GRAPHICS FORM OVERLAY RECORD UTILITY	serial in[7] Serial in	15.5 15.5	* MORE *
	4		+
BACK PATH DELETE TOGGLE	NSERT MESSAGES GRAPHICS FORM	OVERLAY	RECORD UTILITY
BACK PATH DELETE TOGGLE			
,	BACK PATH_DELETE_TOGGLE		,

***********	**********	*******
Chip: ~transfer/transfer/transfer		Timing Analyzer
Genesil	Version v7.0_Beta	
serial out[1] Serial out	16.1 16.2	PATH BLOCK NAME
serial in[6] Serial in	15.6 15.7	*CURRENT*
serial out[2] Serial out	15.6 15.7	PATHaddress pad[0]
erial in[6] Serial in	15.5 15.6	address_pad[1]
serial out[3] Serial out	15.5 15.6	PATHaddress_pad[2]
serial in[6] Serial in	18.7 19.0	address_pad[3]
serial out[4] Serial out	18.7 19.0	PATHaddress_pad[4]
serial in[6] Serial in	17.7 17.9	address_pad[5]
serial out[5] Serial out	17.7 17.9	PATHchip_control
erial in[6] Serial in	16.9 17.1	clock_pad
serial out[6] Serial out	16.9 17.1	PATHdata_pad[0]
serial in[6] Serial in	16.2 16.3	data_pad[1]
serial out[7] Serial out	16.2 16.3	PATHdata_pad[2]
erial in[7] Serial in	16.8 16.9	data_pad[3]
serial out[0] Serial out	16.8 16.9	PATHdata pad[4]
serial in[7] Serial in	16.1 16.2	data_pad[5]
serial out[1] Serial out	16.1 16.2	
_erial in[7] Serial in	15.6 15.6	data_pad[7]
serial out[2] Serial out	15.6 15.6	PATHdav_mux
erial in[7] Serial in	15.5 15.5	dav_pad[0]
serial out[3] Serial out	15.5 15.5	PATHdav_pad[1]
serial out[7] Serial out		dav_pad[2]
serial out[4] Serial out		PATHdav_pad[3]
erial in[7] Serial in	18.7 18.9	dav_pad[4]
serial out[4] Serial out	18.7 18.9	PATHdav_pad[5]
serial in[7] Serial in	17.6 17.8	dav_pad[6]
serial out[5] Serial out	17.6 17.8	PATHdav_pad[7]
erial in[7] Serial in	17.6 17.8	host_interface
serial out[5] Serial out	17.6 17.8	PATHhost_output
erial in[7] Serial in	16.9 17.0	n_chip_select
serial out[6] Serial out	16.9 17.0	PATHn_mem_read
serial in[7] Serial in	16.1 16.2	n_mem_write
serial out[7] Serial out	16.1 16.2	PATHn_xack_pad
>		net_sync_pad
		* MORE *
		+
NSERT MESSAGES GRAPHICS FORM	OVERLAY	RECORD UTILITY
BACK PATH_DELETE_TOGGLE		

```
pin padx pady pinx piny length angle */
                  wire
BOND Address[0]/Address Address[0] -1 0 0 0 0 0
BOND Address[1]/Address Address[1] -1 0 0 0 0 0 0
BOND Address[2]/Address Address[2] -1 0 0 0 0 0 0
BOND Rb[0]/R R[8] -1 0 0 0 0 0 0
BOND Rb[1]/R R[9] -1 0 0 0 0 0 0
BOND Rb[2]/R R[10] -1 0 0 0 0 0 0
BOND Rb[3]/R R[11] -1 0 0 0 0 0 0
BOND Rb[4]/R R[12] -1 0 0 0 0 0 0
BOND Rb[5]/R R[13] -1 0 0 0 0 0 0
BOND Rb[6]/R R[14] -1 0 0 0 0 0 0
BOND Rb[7]/R R[15] -1 0 0 0 0 0 0
BOND N_xack/N_xack N_xack -1 0 0 0 0 0
BOND Net_dav/Net_dav Net_dav -1 0 0 0 0 0
BOND N_mem_write/N_mem_write N_mem_write -1 0 0 0 0 0 0
BOND Proc_run/Proc_run Proc_run -1 0 0 0 0 0
BOND N_chip_select/N_chip_select N_chip_select -1 0 0 0 0 0 0
BOND Transfer_in/Transfer_in Transfer_in -1 0 0 0 0 0
BOND Ra[0]/R R[0] -1 0 0 0 0 0
BOND Ra[1]/R R[1] -1 0 0 0 0 0 0
BOND Ra[2]/R R[2] -1 0 0 0 0 0 0
1: DND Ra[3]/R R[3] -1 0 0 0 0 0 0
HOND Ra[4]/R R[4] -1 0 0 0 0 0 0
EUND Ra[5]/R R[5] -1 0 0 0 0 0 0
BOND Ra[6]/R R[6] -1 0 0 0 0 0
BOND Ra[7]/R R[7] -1 0 0 0 0 0 0
BOND Net_rfi/Net_rfi Net_rfi -1 0 0 0 0 0
BOND Rfi/Rfi Rfi -1 0 0 0 0 0 0
BOND Net_sync/Net_sync Net_sync -1 0 0 0 0 0 0
BOND Serial_in/Serial_in Serial_in -1 0 0 0 0 0
BOND Host_rfi/Host_rfi Host_rfi -1 0 0 0 0 0 0
BOND Host_dav/Host_dav Host_dav -1 0 0 0 0 0
BOND Serial_out/Serial_out Serial_out -1 0 0 0 0 0 0 .
BOND Core_vss/VSS FALSE -1 0 0 0 0 0
BOND Ring_vss[0]/VSS FALSE -1 0 0 0 0 0
BOND Ring_vss[1]/VSS FALSE -1 0 0 0 0 0
BOND Ring_vss[2]/VSS FALSE -1 0 0 0 0 0
BOND Ring_vss[3]/VSS FALSE -1 0 0 0 0 0
·BOMD Corner_vdd[0]/VDD TRUE -1 0 0 0 0 0 0
·BOND Corner_vdd[1]/VDD TRUE -1 0 0 0 0 0
·BOND Core_vdd/VDD TRUE -1 0 0 0 0 0
BOND Corner_vss[0]/VSS FALSE -1 0 0 0 0 0 0
BOND Corner_vss[1]/VSS FALSE -1 0 0 0 0 0
BOND Ring_vdd[0]/VDD TRUE -1 0 0 0 0 0
BOND Ring_vdd[1]/VDD TRUE -1 0 0 0 0 0
BOND Ring_vdd[2]/VDD TRUE -1 0 0 0 0 0
BOND Ring_vdd[3]/VDD TRUE -1 0 0 0 0 0
BOND Ring_vdd[4]/VDD TRUE -1 0 0 0 0 0
BOND Data[0]/Data Data[0] -1 0 0 0 0 0
BOND Data[1]/Data Data[1] -1 0 0 0 0 0 0
BOND Data[2]/Data Data[2] -1 0 0 0 0 0 0
BOND Data[3]/Data Data[3] -1 0 0 0 0 0 0
BOND Data[4]/Data Data[4] -1 0 0 0 0 0 0
BOND Data[5]/Data Data[5] -1 0 0 0 0 0
BOND Data[6]/Data Data[6] -1 0 0 0 0 0
BOND Data[7]/Data Data[7] -1 0 0 0 0 0 0
·BOND Rc[0]/R R[16] -1 0 0 0 0 0
·BOND Rc[1]/R R[17] -1 0 0 0 0 0
BOND Rc[2]/R R[18] -1 0 0 0 0 0
-BOND Rc[3]/R R[19] -1 0 0 0 0 0
·BOND Rc[4]/R R[20] -1 0 0 0 0 0
BOND Rc[5]/R R[21] -1 0 0 0 0 0
BOND Rc[6]/R R[22] -1 0 0=0 0 0
BOND Rc[7]/R R[23] -1 0 0 0 0 0
```

```
BOND Net_run/Net_run Net_run -1 0 0 0 0 0 0
BOND Net_error/Net_error Net_error -1 0 0 0 0 0 0
BOND Net_clk/VDD TRUE -1 0 0 0 0 0 0
BOND Net clk/VSS FALSE -1 0 0 0 0 0
BOND Net_clk/Net_clk Net_clk -1 0 0 0 0 0
BOND Proc_clk/VDD TRUE -1 0 0 0 0 0 0 BOND Proc_clk/VSS FALSE -1 0 0 0 0 0 0
BOND Proc_clk/Proc_clk Proc_clk -1 0 0 0 0 0 0
BOND N_mc _read/N_mem_read N_mem_read -1 0 0 0 0 0 0
BOND R_bus_en[0]/R_bus_en R_bus_en[0] -1 0 0 0 0 0 0
BOND R bus en[1]/R bus en R bus en[1] -1 0 0 0 0 0 0
BOND R_eq_f_2/R_eq_f_2 R_eq_f_2 -1 0 0 0 0 0
BOND IO_opcode[0]/IO_opcode IO_opcode[0] -1 0 0 0 0 0
BOND IO_opcode[1]/IO_opcode IO_opcode[1] -1 0 0 0 0 0 0
BOND IO_opcode[2]/IO_opcode IO_opcode[2] -1 0 0 0 0 0 0
BOND Dav/Dav Dav -1 0 0 0 0 0 0
BOND Rd[0]/R R[24] -1 0 0 0 0 0
BOND Rd[1]/R R[25] -1 0 0 0 0 0
BOND Rd[2]/R R[26] -1 0 0 0 0 0
BOND Rd[3]/R R[27] -1 0 0 0 0 0
BOND Rd[4]/R R[28] -1 0 0 0 0 0 0
BOND Rd[5]/R R[29] -1 0 0 0 0 0
·BOND Rd[6]/R R[30] -1 0 0 0 0 0 0
BOND Rd[7]/R R[31] -1 0 0 0 0 0 0
BOND Transfer_out/Transfer_out Transfer_out -1 0 0 0 0 0
BOND F[0]/F F[0] -1 0 0 0 0 0
BOND F[1]/F F[1] -1 0 0 0 0 0 0
BOND F[2]/F F[2] -1 0 0 0 0 0
BOND F[3]/F F[3] -1 0 0 0 0 0
BOND F[4]/F F[4] -1 0 0 0 0 0 0
BOND F[5]/F F[5] -1 0 0 0 0 0
BOND F[6]/F F[6] -1 0 0 0 0 0 0
I/OND F[7]/F F[7] -1 0 0 0 0 0
BOND F[8]/F F[8] -1 0 0 0 0 0
BOND F[9]/F F[9] -1 0 0 0 0 0 0
BOND F[10]/F F[10] -1 0 0 0 0 0
BOND F[11]/F F[11] -1 0 0 0 0 0
BOND F[12]/F F[12] -1 0 0 0 0 0
BOND F[13]/F F[13] -1 0 0 0 0 0
BOND F[14]/F F[14] -1 0 0 0 0 0
BOND F[15]/F F[15] -1 0 0 0 0 0 0
BOND F[16]/F F[16] -1 0 0 0 0 0
BOND F[17]/F F[17] -1 0 0 0 0 0
BOND F[18]/F F[18] -1 0 0 0 0 0 0
BOND F[19]/F F[19] -1 0 0 0 0 0 0
BOND F[20]/F F[20] -1 0 0 0 0 0
BOND F[21]/F F[21] -1 0 0 0 0 0 0
BOND F[22]/F F[22] -1 0 0 0 0 0
BOND F[23]/F F[23] -1 0 0 0 0 0
BOND F[24]/F F[24] -1 0 0
                          0000
             F[25] -1 0 0 0 0 0 0
BOND F[25]/F
BOND F[26]/F F[26] -1 0 0 0 0 0 0
BOND F[27]/F F[27] -1 0 0 0 0 0 0
BOND F[28]/F F[28] -1 0 0 0 0 0
BOND F[29]/F F[29] -1 0 0 0 0 0
BOND F[30]/F F[30] -1 0 0 0 0 0
BOND F[31]/F F[31] -1 0 0 0 0 0
```